A 0.3mm2 10-b 100MS/s pipelined ADC using Nauta structure op-amps in 180nm CMOS

Andrew Nicholson; Julian Jenkins; Astria Nur Irfansyah; Nonie Politi; Andre Van Schaik; Tara Julia Hamilton; Torsten Lehmann

doi:10.1109/ISCAS.2013.6572222

A 0.3mm² 10-b 100MS/s pipelined ADC using Nauta structure op-amps in 180nm CMOS

Andrew Nicholson, Julian Jenkins, Astria Nur Irfansyah, Nonie Politi, Andre Van Schaik, Tara Julia Hamilton, Torsten Lehmann

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

10 Citations (Scopus)

Abstract

We present a standard pipelined ADC design using Nauta structure differential op-amps as an alternative to traditional analog op-amps. The six stage pipelined ADC is capable of running at 100MS/s and achieves 8 bit resolution under simulations. The research is focused on the path to scaling to deep sub-micron CMOS and finding alternatives to the reduced gain and low output voltage swing of traditional analog op-amp designs. The Nauta structure op-amp allows us to produce one of the smallest reported areas for a 180nm pipelined ADC occupying only 0.3mm² for a 10 bit 100MS/s pipelined ADC.

Original language	English
Title of host publication	2013 IEEE International Symposium on Circuits and Systems, ISCAS 2013
Pages	1833-1836
Number of pages	4
DOIs	https://doi.org/10.1109/ISCAS.2013.6572222
Publication status	Published - 2013
Externally published	Yes
Event	2013 IEEE International Symposium on Circuits and Systems, ISCAS 2013 - Beijing, China Duration: 19 May 2013 → 23 May 2013

Publication series

Name	Proceedings - IEEE International Symposium on Circuits and Systems
ISSN (Print)	0271-4310

Conference

Conference	2013 IEEE International Symposium on Circuits and Systems, ISCAS 2013
Country/Territory	China
City	Beijing
Period	19/05/13 → 23/05/13

Keywords

180nm CMOS
Analog to Digital Conversion
Nauta structure
Pipelined ADC

Access to Document

10.1109/ISCAS.2013.6572222

Cite this

Nicholson, A., Jenkins, J., Irfansyah, A. N., Politi, N., Van Schaik, A., Hamilton, T. J., & Lehmann, T. (2013). A 0.3mm² 10-b 100MS/s pipelined ADC using Nauta structure op-amps in 180nm CMOS. In 2013 IEEE International Symposium on Circuits and Systems, ISCAS 2013 (pp. 1833-1836). Article 6572222 (Proceedings - IEEE International Symposium on Circuits and Systems). https://doi.org/10.1109/ISCAS.2013.6572222

@inproceedings{b2368004625b4264ba817675d5f93c29,

title = "A 0.3mm2 10-b 100MS/s pipelined ADC using Nauta structure op-amps in 180nm CMOS",

abstract = "We present a standard pipelined ADC design using Nauta structure differential op-amps as an alternative to traditional analog op-amps. The six stage pipelined ADC is capable of running at 100MS/s and achieves 8 bit resolution under simulations. The research is focused on the path to scaling to deep sub-micron CMOS and finding alternatives to the reduced gain and low output voltage swing of traditional analog op-amp designs. The Nauta structure op-amp allows us to produce one of the smallest reported areas for a 180nm pipelined ADC occupying only 0.3mm2 for a 10 bit 100MS/s pipelined ADC.",

keywords = "180nm CMOS, Analog to Digital Conversion, Nauta structure, Pipelined ADC",

author = "Andrew Nicholson and Julian Jenkins and Irfansyah, {Astria Nur} and Nonie Politi and {Van Schaik}, Andre and Hamilton, {Tara Julia} and Torsten Lehmann",

year = "2013",

doi = "10.1109/ISCAS.2013.6572222",

language = "English",

isbn = "9781467357609",

series = "Proceedings - IEEE International Symposium on Circuits and Systems",

pages = "1833--1836",

booktitle = "2013 IEEE International Symposium on Circuits and Systems, ISCAS 2013",

note = "2013 IEEE International Symposium on Circuits and Systems, ISCAS 2013 ; Conference date: 19-05-2013 Through 23-05-2013",

}

Nicholson, A, Jenkins, J, Irfansyah, AN, Politi, N, Van Schaik, A, Hamilton, TJ & Lehmann, T 2013, A 0.3mm² 10-b 100MS/s pipelined ADC using Nauta structure op-amps in 180nm CMOS. in 2013 IEEE International Symposium on Circuits and Systems, ISCAS 2013., 6572222, Proceedings - IEEE International Symposium on Circuits and Systems, pp. 1833-1836, 2013 IEEE International Symposium on Circuits and Systems, ISCAS 2013, Beijing, China, 19/05/13. https://doi.org/10.1109/ISCAS.2013.6572222

A 0.3mm² 10-b 100MS/s pipelined ADC using Nauta structure op-amps in 180nm CMOS. / Nicholson, Andrew; Jenkins, Julian; Irfansyah, Astria Nur et al.
2013 IEEE International Symposium on Circuits and Systems, ISCAS 2013. 2013. p. 1833-1836 6572222 (Proceedings - IEEE International Symposium on Circuits and Systems).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

TY - GEN

T1 - A 0.3mm2 10-b 100MS/s pipelined ADC using Nauta structure op-amps in 180nm CMOS

AU - Nicholson, Andrew

AU - Jenkins, Julian

AU - Irfansyah, Astria Nur

AU - Politi, Nonie

AU - Van Schaik, Andre

AU - Hamilton, Tara Julia

AU - Lehmann, Torsten

PY - 2013

Y1 - 2013

N2 - We present a standard pipelined ADC design using Nauta structure differential op-amps as an alternative to traditional analog op-amps. The six stage pipelined ADC is capable of running at 100MS/s and achieves 8 bit resolution under simulations. The research is focused on the path to scaling to deep sub-micron CMOS and finding alternatives to the reduced gain and low output voltage swing of traditional analog op-amp designs. The Nauta structure op-amp allows us to produce one of the smallest reported areas for a 180nm pipelined ADC occupying only 0.3mm2 for a 10 bit 100MS/s pipelined ADC.

AB - We present a standard pipelined ADC design using Nauta structure differential op-amps as an alternative to traditional analog op-amps. The six stage pipelined ADC is capable of running at 100MS/s and achieves 8 bit resolution under simulations. The research is focused on the path to scaling to deep sub-micron CMOS and finding alternatives to the reduced gain and low output voltage swing of traditional analog op-amp designs. The Nauta structure op-amp allows us to produce one of the smallest reported areas for a 180nm pipelined ADC occupying only 0.3mm2 for a 10 bit 100MS/s pipelined ADC.

KW - 180nm CMOS

KW - Analog to Digital Conversion

KW - Nauta structure

KW - Pipelined ADC

UR - http://www.scopus.com/inward/record.url?scp=84883440688&partnerID=8YFLogxK

U2 - 10.1109/ISCAS.2013.6572222

DO - 10.1109/ISCAS.2013.6572222

M3 - Conference contribution

AN - SCOPUS:84883440688

SN - 9781467357609

T3 - Proceedings - IEEE International Symposium on Circuits and Systems

SP - 1833

EP - 1836

BT - 2013 IEEE International Symposium on Circuits and Systems, ISCAS 2013

T2 - 2013 IEEE International Symposium on Circuits and Systems, ISCAS 2013

Y2 - 19 May 2013 through 23 May 2013

ER -