Five-Stage Pipelined 32-Bit RISC-V Base Integer Instruction Set Architecture Soft Microprocessor Core in VHDL

Aaron Elson Phangestu, Ir Totok Mujiono, M. I. Kom, St Ahmad Zaini

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

4 Citations (Scopus)

Abstract

Proprietary technologies with complicated licensing currently dominate the microprocessor industry. As a result, we must seek out a freely available, open-source alternative. In this paper, we discussed the implementation of a five-stage pipelined soft processor core. The core uses the RISC-V RV32I Base Integer Instruction Set Architecture. RISC-V is an open standard ISA that is freely available to use and modify. To implement our processor core, we followed the FPGA design methodology. First, we implemented the design specification with the VHDL Hardware Description Language. Then, siwe mulated the design in the ModelSim simulation environment. Following the verification, we analyzed the resource usage, critical path, and maximum frequency of the processor, then uploaded the processor core to an actual Cyclone IV EP4CE6E22C FPGA. Our CPU core successfully executed all the RV32I instructions, except FENCE, ECALL, and CSR instructions. The proposed processor core runs on 2115 LUTs, 558 flip-flops, and 67,608 memory bits, with a maximum frequency of 62.95 MHz.

Original languageEnglish
Title of host publication2022 International Seminar on Intelligent Technology and Its Applications
Subtitle of host publicationAdvanced Innovations of Electrical Systems for Humanity, ISITIA 2022 - Proceeding
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages304-309
Number of pages6
ISBN (Electronic)9781665460811
DOIs
Publication statusPublished - 2022
Event23rd International Seminar on Intelligent Technology and Its Applications, ISITIA 2022 - Virtual, Surabaya, Indonesia
Duration: 20 Jul 202221 Jul 2022

Publication series

Name2022 International Seminar on Intelligent Technology and Its Applications: Advanced Innovations of Electrical Systems for Humanity, ISITIA 2022 - Proceeding

Conference

Conference23rd International Seminar on Intelligent Technology and Its Applications, ISITIA 2022
Country/TerritoryIndonesia
CityVirtual, Surabaya
Period20/07/2221/07/22

Keywords

  • FPGA
  • RISC-V
  • RV32I
  • VHDL
  • five-stage pipeline
  • soft processor core

Fingerprint

Dive into the research topics of 'Five-Stage Pipelined 32-Bit RISC-V Base Integer Instruction Set Architecture Soft Microprocessor Core in VHDL'. Together they form a unique fingerprint.

Cite this